



(11) Publication number:

YONEMURA KOJI

2001203329 A

Generated Document.

PATENT ABSTRACTS OF JAPAN

(21) Application number:

2000013880

(51) Intl. Cl.: H01L 27/04 H01L 21/822 H01L 21/304 H01L 21/768

(22) Application date:

18.01.00

(30) Priority:

(43) Date of application publication:

27.07.01

(72) Inventor:

(84) Designated contracting

states:

(74) Representative:

(71) Applicant: TOSHIBA CORP


(54) SEMICONDUCTOR DEVICE AND ITS MANUFACTURING **METHOD**

(57) Abstract:

PROBLEM TO BE SOLVED: To provide a construction of an MIM capacitor which is suitable for a fine wiring process, has small parasitic resistance and parasitic capacitance and has a high capacitance.

SOLUTION: This semiconductor device has a 1st electrode 1 which is formed on a semiconductor substrate and has a flat plane shape as a whole, a dialectic layer 2 which is formed on the 1st electrode and has a lat plane shape as a whole, a 2nd electrode 3 which is formed on the dielectric layer 2 and has a flat plane shape as a whole, an interlayer insulating layer 6 which covers the 1st and 2nd electrodes and the dielectric layer as a while and has a plurality of via-holes 4 and 7 bottomed by the surface of the 2nd electrode 3 therein, and conductive layers filling the via-holes.

COPYRIGHT: (C)2001,JPO



(平12.1.18) 出 願 特願2000-13880

公 開 特開2001-203329 (平13.7.27)

公告

登 録

名 称 半導体装置およびその製造方法

抄 録【要約】 (修正有)【課題】 微細配線加工に適した、寄生抵抗、寄生 容量の少ない、高容量値を有するMIM型コンデンサの構造を提供する。【解決手段】 本発明の半導体装置は、半導体基板上に形成され、その全体が一平面形状を有する第1の 電極1と、前記第1の電極の上面に形成され、その全体が一平面形状を有する誘電体層2 と、前記誘電体層の上面に形成され、その全体が一平面形状を有する第2の電極3と、前 記第1、第2の電極、および前記誘電体層全体を被覆し、前記第2の電極表面を底面とす る複数のヴィアホール4.7を内部に具有する層間絶縁層6と、前記ヴィアホールを充填 する導電層とを具備する。

出願人 株式会社東芝

発明者 米村浩二

IPC H01L 27/04 H01L 21/768

H01L 21/822 H01L 21/304 622

